

Distributed by:



[www.Jameco.com](http://www.Jameco.com) ♦ 1-800-831-4242

The content and copyrights of the attached  
material are the property of its owner.

# **HM511000A Series**

# **HM511000AL Series**

Jameco Part Number 42219

1048576-Word x 1-Bit CMOS Dynamic RAM

## ■ DESCRIPTION

The Hitachi HM511000A/AL series is a CMOS dynamic RAM organized 1048576-word x 1-bit. HM511000A/AL has realized higher density, higher performance and various functions by employing 1.3  $\mu$ m CMOS process technology and some new CMOS circuit design technologies.

The HM511000A/AL offers Fast Page Mode as a high speed access mode.

Multiplexed address input permits the HM511000A/AL to be packaged in standard 18-pin plastic DIP, 20-pin plastic ZIP and 20-pin plastic SOJ.

## ■ FEATURES

- High Speed Access Time ..... 60 ns/70 ns/80 ns/100 ns/120 ns (max)
- Low Power Dissipation Active Mode ..... 495 mW/440 mW/385 mW/330 mW/275 mW (max)  
Standby Mode ..... 11 mW (max)
- Single 5V Supply ( $\pm 10\%$ )
- Fast Page Mode Capability
- 512 Refresh Cycles ..... (8 ms)
- 2 Variations of Refresh
  - RAS Only Refresh
  - CAS Before RAS Refresh

## ■ PIN OUT




(DP-18C)

3DDP18C



HM511000A/ALJP Series

3DGP20D



---

HM511000A/AJZP Series

3DZP21

## ■ PIN DESCRIPTION

Pin Name	Function
$A_0 - A_9$	Address Input
$A_0 - A_8$	Refresh Address Input
$D_{in}$	Data-in
$D_{out}$	Data-out
<u>RAS</u>	Row Address Strobe
<u>CAS</u>	Column Address Strobe
<u>WE</u>	Read/Write Input
<u>TF<sup>1</sup></u>	Test Function
$V_{CC}$	Power (+ 5V)
$V_{SS}$	Ground

Note: 1. TF pin can be connected with any line or unconnected provided the voltage level of TF pin must be kept lower than  $V_{CC} + 0.5V$ .




## ■ ORDERING INFORMATION

Part No.	Access Time	Package
HM511000AP-6	60 ns	
HM511000AP-7	70 ns	300 mil 18-pin
HM511000AP-8	80 ns	Plastic DIP (DP-18C)
HM511000AP-10	100 ns	
HM511000AP-12	120 ns	
HM511000AJP-6	60 ns	
HM511000AJP-7	70 ns	300 mil 20-pin
HM511000AJP-8	80 ns	Plastic SOJ (CP-20D)
HM511000AJP-10	100 ns	
HM511000AJP-12	120 ns	
HM511000AZP-6	60 ns	
HM511000AZP-7	70 ns	400 mil 20-pin
HM511000AZP-8	80 ns	Plastic ZIP (ZP-20)
HM511000AZP-10	100 ns	
HM511000AZP-12	120 ns	

Part No.	Access Time	Package
HM511000ALP-6	60 ns	
HM511000ALP-7	70 ns	300 mil 18-pin
HM511000ALP-8	80 ns	Plastic DIP (DP-18C)
HM511000ALP-10	100 ns	
HM511000ALP-12	120 ns	
HM511000ALJP-6	60 ns	
HM511000ALJP-7	70 ns	300 mil 20-pin
HM511000ALJP-8	80 ns	Plastic SOJ (CP-20D)
HM511000ALJP-10	100 ns	
HM511000ALJP-12	120 ns	
HM511000ALZP-6	60 ns	
HM511000ALZP-7	70 ns	400 mil 20-pin
HM511000ALZP-8	80 ns	Plastic ZIP (ZP-20)
HM511000ALZP-10	100 ns	
HM511000ALZP-12	120 ns	

## ■ BLOCK DIAGRAM



0115-4



Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

## ■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to V <sub>SS</sub>	V <sub>T</sub>	-1.0 to +7.0	V
Supply Voltage Relative to V <sub>SS</sub>	V <sub>CC</sub>	-1.0 to +7.0	V
Short Circuit Output Current	I <sub>out</sub>	50	mA
Power Dissipation	P <sub>T</sub>	1.0	W
Operating Temperature	T <sub>opr</sub>	0 to +70	°C
Storage Temperature	T <sub>stg</sub>	-55 to +125	°C

## ■ ELECTRICAL CHARACTERISTICS

• Recommended DC Operating Conditions (T<sub>A</sub> = 0 to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	V <sub>CC</sub>	4.5	5.0	5.5	V
Input High Voltage	V <sub>IH</sub>	2.4	—	6.5	V
Input Low Voltage	V <sub>IL</sub>	-2.0	—	0.8	V

Note: All voltages referenced to V<sub>SS</sub>.• DC Electrical Characteristics (V<sub>CC</sub> = 5V ± 10%, V<sub>SS</sub> = 0V, T<sub>A</sub> = 0 to +70°C)

Parameter	Symbol	HM511000A /AL-6		HM511000A /AL-7		HM511000 /A-8		HM511000 /A-10		HM511000 /A-12		Unit	Test Conditions	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max			
Operating Current	I <sub>CC1</sub>	—	90	—	80	—	70	—	60	—	50	mA	RAS, CAS Cycling, t <sub>RC</sub> = Min	1, 2
Standby Current	I <sub>CC2</sub>	—	2	—	2	—	2	—	2	—	2	mA	TTL Interface RAS, CAS = V <sub>IH</sub> , D <sub>out</sub> = High-Z	
		—	1	—	1	—	1	—	1	—	1	mA	CMOS Interface RAS, CAS ≥ V <sub>CC</sub> - 0.2V D <sub>out</sub> = High-Z	
		—	300	—	300	—	300	—	300	—	300	μA	CMOS Interface L-Version	
		—	90	—	80	—	60	—	50	—	45	mA	RAS Only Refresh, t <sub>RC</sub> = Min	2
Battery Back Up Current (Only for L-Version)	I <sub>CC4</sub>	—	300	—	300	—	300	—	300	—	300	μA	t <sub>RC</sub> = 125 μs, CAS Before RAS Cycling	4
Standby Current	I <sub>CC5</sub>	—	5	—	5	—	5	—	5	—	5	mA	RAS = V <sub>IH</sub> , CAS = V <sub>IL</sub> , D <sub>out</sub> = Enable	1
Refresh Current	I <sub>CC6</sub>	—	80	—	70	—	60	—	50	—	40	mA	CAS Before RAS Refresh t <sub>RC</sub> = Min	
Fast Page Mode Current	I <sub>CC7</sub>	—	80	—	70	—	50	—	50	—	40	mA	RAS = V <sub>IL</sub> , CAS Cycling, t <sub>PC</sub> = Min	1, 3



• DC Electrical Characteristics ( $V_{CC} = 5V \pm 10\%$ ,  $V_{SS} = 0V$ ,  $T_A = 0$  to  $+70^\circ C$ ) (continued)

Parameter	Symbol	HM511000A /AL-6		HM511000A /AL-7		HM511000A /A-8		HM511000A /A-10		HM511000A /A-12		Unit	Test Conditions	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max			
Input Leakage	I <sub>L1</sub>	-10	10	-10	10	-10	10	-10	10	-10	10	μA	V <sub>in</sub> = 0 to +7V	
Output Leakage	I <sub>L0</sub>	-10	10	-10	10	-10	10	-10	10	-10	10	μA	V <sub>out</sub> = 0 to +7V, D <sub>out</sub> = Disable	
Output Levels	V <sub>OH</sub>	2.4	V <sub>CC</sub>	2.4	V <sub>CC</sub>	2.4	V <sub>CC</sub>	2.4	V <sub>CC</sub>	2.4	V <sub>CC</sub>	V	I <sub>out</sub> = -5 mA	
	V <sub>OL</sub>	0	0.4	0	0.4	0	0.4	0	0.4	0	0.4	V	I <sub>out</sub> = 4.2 mA	

Notes: 1. I<sub>CC</sub> depends on output loading condition when the device is selected. I<sub>CC</sub> max is specified at the output open condition.

2. Address can be changed less than three times while RAS = V<sub>IL</sub>.

3. Address can be changed once while CAS = V<sub>IH</sub>.

4. t<sub>RAS</sub> = t<sub>RAS</sub> (min) to 1 μs

Input voltage: All pins: V<sub>IH</sub> ≥ V<sub>CC</sub> - 0.2V or V<sub>IL</sub> ≤ 0.2V.

• Capacitance ( $V_{CC} = 5V \pm 10\%$ ,  $T_A = 25^\circ C$ )

Parameter	Symbol	Typ	Max	Unit	Note
Input Capacitance	Address, Data Input	C <sub>11</sub>	—	5	pF
	Clocks	C <sub>12</sub>	—	7	pF
Output Capacitance	Data Output	C <sub>O</sub>	—	7	pF

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2. CAS = V<sub>IH</sub> to disable D<sub>out</sub>.

• AC Characteristics ( $T_A = 0$  to  $+70^\circ C$ ,  $V_{SS} = 0V$ ,  $V_{CC} = 5V \pm 10\%$ )

Test Conditions

Input rise and fall times: 5 ns

Input timing reference levels: 0.8V, 2.4V (Including scope and jig)

Output load: 2 TTL Gate + C<sub>L</sub> (100 pF)

Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

Parameter	Symbol	HM511000A /AL-6		HM511000A /AL-7		HM511000A /A-8		HM511000A /A-10		HM511000A /A-12		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Random Read or Write Cycle Time	t <sub>RC</sub>	120	—	130	—	160	—	190	—	220	—	ns	
RAS Precharge Time	t <sub>RP</sub>	50	—	50	—	70	—	80	—	90	—	ns	
RAS Pulse Width	t <sub>RAS</sub>	60	10000	70	10000	80	10000	100	10000	120	10000	ns	
CAS Pulse Width	t <sub>CAS</sub>	20	10000	20	10000	25	10000	25	10000	30	10000	ns	
Row Address Setup Time	t <sub>ASR</sub>	0	—	0	—	0	—	0	—	0	—	ns	
Row Address Hold Time	t <sub>RAH</sub>	10	—	10	—	12	—	15	—	15	—	ns	
Column Address Setup Time	t <sub>ASC</sub>	0	—	0	—	0	—	0	—	0	—	ns	
Column Address Hold Time	t <sub>CAH</sub>	15	—	15	—	20	—	20	—	25	—	ns	
RAS to CAS Delay Time	t <sub>RCD</sub>	20	40	20	50	22	55	25	75	25	90	ns	8
RAS to Column Address Delay Time	t <sub>RAD</sub>	15	30	15	35	17	40	20	55	20	65	ns	9
RAS Hold Time	t <sub>RSH</sub>	20	—	20	—	25	—	25	—	30	—	ns	
CAS Hold Time	t <sub>CSH</sub>	60	—	70	—	80	—	100	—	120	—	ns	
CAS to RAS Precharge Time	t <sub>CRP</sub>	10	—	10	—	10	—	10	—	10	—	ns	
Transition Time (Rise and Fall)	t <sub>T</sub>	3	50	3	50	3	50	3	50	3	50	ns	7
Refresh Period	t <sub>REF</sub>	—	8	—	8	—	8	—	8	—	8	ms	
Refresh Period (Only for L-Version)	t <sub>REF</sub>	—	64	—	64	—	64	—	64	—	64	ms	



**HM511000A Series**
**Read Cycle**

Parameter	Symbol	HM511000A /AL-6		HM511000A /AL-7		HM511000A /AL-8		HM511000A /AL-10		HM511000A /AL-12		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Access Time from RAS	t <sub>RAC</sub>	—	60	—	70	—	80	—	100	—	120	ns	2, 3
Access Time from CAS	t <sub>CAC</sub>	—	20	—	20	—	25	—	25	—	30	ns	3, 4
Access Time from Address	t <sub>AA</sub>	—	30	—	35	—	40	—	45	—	55	ns	3, 5
Read Command Setup Time	t <sub>RCS</sub>	0	—	0	—	0	—	0	—	0	—	ns	
Read Command Hold Time to CAS	t <sub>RCH</sub>	0	—	0	—	0	—	0	—	0	—	ns	
Read Command Hold Time to RAS	t <sub>RRH</sub>	10	—	10	—	10	—	10	—	10	—	ns	10
Column Address to RAS Lead Time	t <sub>RAL</sub>	30	—	35	—	40	—	45	—	55	—	ns	
Output Buffer Turn-off Time	t <sub>OFF</sub>	—	20	—	20	—	20	—	25	—	30	ns	6

**Write Cycle**

Parameter	Symbol	HM511000A /AL-6		HM511000A /AL-7		HM511000A /AL-8		HM511000A /AL-10		HM511000A /AL-12		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Write Command Setup Time	t <sub>WCS</sub>	0	—	0	—	0	—	0	—	0	—	ns	10
Write Command Hold Time	t <sub>WCH</sub>	15	—	15	—	20	—	20	—	25	—	ns	
Write Command Pulse Width	t <sub>WP</sub>	10	—	10	—	15	—	15	—	20	—	ns	
Write Command to RAS Lead Time	t <sub>RWL</sub>	20	—	20	—	25	—	25	—	30	—	ns	
Write Command to CAS Lead Time	t <sub>CWL</sub>	20	—	20	—	25	—	25	—	30	—	ns	
Data-in Setup Time	t <sub>DS</sub>	0	—	0	—	0	—	0	—	0	—	ns	11
Data-in Hold Time	t <sub>DH</sub>	15	—	15	—	20	—	20	—	25	—	ns	11

**Read-Modify-Write Cycle**

Parameter	Symbol	HM511000A /AL-6		HM511000A /AL-7		HM511000A /AL-8		HM511000A /AL-10		HM511000A /AL-12		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Read-Write Cycle Time	t <sub>RWC</sub>	145	—	155	—	190	—	220	—	255	—	ns	
RAS to WE Delay Time	t <sub>RWD</sub>	60	—	70	—	80	—	100	—	120	—	ns	10
CAS to WE Delay Time	t <sub>CWD</sub>	20	—	20	—	25	—	25	—	30	—	ns	10
Column Address to WE Delay Time	t <sub>AWD</sub>	30	—	35	—	40	—	45	—	55	—	ns	10

**Refresh Cycle**

Parameter	Symbol	HM511000A /AL-6		HM511000A /AL-7		HM511000A /AL-8		HM511000A /AL-10		HM511000A /AL-12		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
CAS Setup Time (CAS Before RAS Refresh)	t <sub>CSR</sub>	10	—	10	—	10	—	10	—	10	—	ns	
CAS Hold Time (CAS Before RAS Refresh)	t <sub>CHR</sub>	15	—	15	—	20	—	20	—	25	—	ns	
RAS Precharge to CAS Hold Time	t <sub>RPC</sub>	10	—	10	—	10	—	0	—	0	—	ns	



**Fast Page Mode Cycle**

Parameter	Symbol	HM511000A /AL-6		HM511000A /AL-7		HM511000A /AL-8		HM511000A /AL-10		HM511000A /AL-12		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Fast Page Mode Cycle Time	t <sub>PC</sub>	45	—	50	—	55	—	55	—	65	—	ns	
CAS Precharge Time	t <sub>CP</sub>	10	—	10	—	10	—	10	—	15	—	ns	
Fast Page Mode RAS Pulse Width	t <sub>RASC</sub>	—	100000	—	100000	—	100000	—	100000	—	100000	ns	13
Access Time from CAS Precharge	t <sub>ACP</sub>	—	40	—	45	—	50	—	50	—	60	ns	14
RAS Hold Time from CAS Precharge	t <sub>RHCP</sub>	40	—	45	—	50	—	50	—	60	—	ns	

**Fast Page Mode Read-Modify-Write Cycle**

Parameter	Symbol	HM511000A /AL-6		HM511000A /AL-7		HM511000A /AL-8		HM511000A /AL-10		HM511000A /AL-12		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Fast Page Mode Read-Modify-Write Cycle Time	t <sub>PCM</sub>	70	—	75	—	85	—	85	—	100	—	ns	

Notes:


1. AC measurements assume t<sub>T</sub> = 5 ns.
2. Assumes that t<sub>RCD</sub> ≤ t<sub>RCD</sub> (max) and t<sub>RAD</sub> ≤ t<sub>RAD</sub> (max). If t<sub>RCD</sub> or t<sub>RAD</sub> is greater than the maximum recommended value shown in this table, t<sub>RAC</sub> exceeds the value shown.
3. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
4. Assumes that t<sub>RCD</sub> ≥ t<sub>RCD</sub> (max), t<sub>RAD</sub> ≤ t<sub>RAD</sub> (max).
5. Assumes that t<sub>RCD</sub> ≤ t<sub>RCD</sub> (max), and t<sub>RAD</sub> ≥ t<sub>RAD</sub> (max).
6. t<sub>OFF</sub> (max) is defined as the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
7. Transition times are measured between V<sub>IH</sub> and V<sub>IL</sub>.
8. Operation with the t<sub>RCD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RCD</sub> (max) is specified as a reference point only, if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max) limit, then access time is controlled exclusively by t<sub>CAC</sub>.
9. Operation with the t<sub>RAD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RAD</sub> (max) is specified as a reference point only, if t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub> (max) limit, then access time is controlled exclusively by t<sub>AA</sub>.
10. t<sub>WCS</sub>, t<sub>RWD</sub>, t<sub>CWD</sub> and t<sub>AWD</sub> are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if t<sub>WCS</sub> ≥ t<sub>WCS</sub> (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if t<sub>RWD</sub> ≥ t<sub>RWD</sub> (min), t<sub>CWD</sub> ≥ t<sub>CWD</sub> (min) and t<sub>AWD</sub> ≥ t<sub>AWD</sub> (min), the cycle is a read/write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
11. These parameters are referenced to CAS leading edge in early write cycles and to WE leading edge in delayed write or read-modify-write cycles.
12. An initial pause of 100 μs is required after power-up followed by eight or more initialization cycles (any combination of cycles containing RAS clock such as RAS only refresh). If internal refresh counter is used, eight or more CAS before RAS refresh cycles are required.
13. t<sub>RASC</sub> is determined by RAS pulse width in fast page mode cycle.
14. Access time is determined by the longer of t<sub>AA</sub>, t<sub>CAC</sub> or t<sub>ACP</sub>.



Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300


## ■ TIMING WAVEFORMS

## • Read Cycle



D115-5


## • Early Write Cycle



D115-6




• Delayed Write Cycle



0115-7

• Read-Modify-Write Cycle




0115-8




Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

93


- RAS Only Refresh Cycle



- CAS Before RAS Refresh Cycle




- Fast Page Mode Read Cycle




HITACHI

• Fast Page Mode Write Cycle









• Fast Page Mode Read Modify Write Cycle









HITACHI

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

95

**Supply Current (Active)  
vs Supply Voltage****Supply Current (Active)  
vs Ambient Temperature****Supply Current (Active)  
vs Frequency****Supply Current (Standby)  
vs Supply Voltage****Supply Current (Standby)  
vs Supply Voltage****Supply Current (Standby)  
vs Ambient Temperature**



0115-15



Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

97